The HMS 5050 Computer
Introduction
Undergraduate students in the Department of Computer Science at Michigan State University are required to take a systems programming course during their junior year. As part of a comprehensive study of computer operating systems, each student writes a simple but realistic monitor. In order to do this, the students must have access to a computer which has, among other features, programmable data channels (I/0 processors) and an interrupt system. Unfortunately, the academic computers at MSU (a CDC 6500 and a CDC 3600) are operated on an around-the-clock closed shop basis, and the required student access is just not avail, able.
The first attempt to solve this problem, as reported by Forsyth [2] , led to the design of the MSU 6507, a modification of the CDC 6500, and the implementation of a simulator (an interpreter) that gave the students the needed machine access. This machine was, essentially, a CDC 6000-series computer with seven additional instructions. These instructions allowed student-written monitor programs to process interrupts, set a time slice, move block storage, and get the simulated time of execution.
In giving I/O commands, the monitors communicated with the MSU 6507 in the same manner (through RA+i requests) as the students would have communicated with SCOPE, the standard CDC 6500 operating system [i] . The similarity between the MSU 6507 and the CDC 6500 caused considerable confusion among the students; they were never quite sure whether their monitor or the SCOPE monitor was in control of the MSU 6507 user's jobs.
The MSU 6507, although a limited machine, did simulate the fundamental characteristics of a programmable interrupt system and demonstrated that the great majority of undergraduate Computer Science students are capable of writing a simple monitor system.
Because of the shortcomings of the MSU 6507, a new and complete computing system, the HMS 5050, was designed.
An HMS 5050 simulator was implemented in time for use during Fall term, 1972. I Desisn Goals of the HMS 5050
The first objective was to make the HMS 5050 simulator appear to the students to be a self-contained computer system; the host computer (CDC 6500) was to be completely transparent. Some other design goals of the HMS 5050 were:
i.
The architecture of the main frame and the machine language instruction set were to be similar to those of the CDC 6400.
Since MSU CPS students have extensive experience with CDC 6000-series assembly language programming prior to the junior year, it was felt that they should be allowed to use this experience rather than learn a new assembly language for this course.
2.
The input-output instructions were to be realistic; this implied that the HMS 5050 would have programmable data channels. Although the CDC 6500 input/output system does not have such channels, the CDC 3600 and many medium-and large-scale computer systems do. Familiarity with, and availability of, the CDC 3600 determined its selection as a model for the HMS 5050 input/output system.
3.
The interrupt system was to be representative and have detectable interrupt conditions in the main frame and the data channels. Because the input/output and interrupt systems are intimately related, the model for the HMS 5050 interrupt system was again that of the CDC 3600.
4.
The peripheral devices were to be modeled on devices currently in use. As a minimum, the HMS 5050 was to include high speed card readers (i000 cpm), line printers (i000 ipm), and an operator's console; a medium size disk To facilitate such a scheme, additional operating registers had to be implemented.
These allow for interrupt processing and include an interrupt mode register, interrupt (condition) register, main product register (which contains the instantaneous logical product of the contents of the interrupt mode and interrupt registers), a time limit register, and a free running clock register.
The complete assemblage of HMS 5050 registers is shown in The operation of each of the fifteen data channels is asynchronous and independent of the central processor and other channels, although activity on a channel may be initiated only by the CPU.
The interrupt scheme of the HMS 5050 allows interrupts on conditions signalled by either a data channel or the central processor.
These include interrupts on memory bounds, time limit, illegal instruction, illegal register reference, and illegal floating point operands.
Three interrupt conditions are available for each channel: normal termination, abnormal termination and storage reference fault.
When the interrupt system is activated, trapping to location 000001 occurs automatically;
i.e., the CPU retains the position of the last instruction executed by The simulator, coded in COMPASS (the CDC 6000 assembly language), has three primary sections: the initialization or "deadstart" procedure, the central processor simulator and the input/output equipment simulator (including simulators for each type of I/O equipment).
The initialization procedure causes the absolute binary file of the deadstart program to be loaded into the HMS 5050 central memory, beginning at location 000000, All registers are cleared and all channels are deactivated.
This section of code also produces a termination dump of the register package and the current channel status words when the HMS 5050 is halted (see Appendix).
The central processor simulator is composed of three units.
The first unit forms the logical product of the contents of the interrupt mode and interrupt registers and puts it into the main product register.
If the result is non-zero, an interrupt condition is present and the interrupt system is activated as described above.
The code then checks for other possible interrupt conditions, such as the instruction address being out of bounds, and when one is found, sets the appropriate bit in the interrupt register.
Otherwise an attempt is made to fetch the next instruction to be simulated.
The second unit parses the instruction. The code used for the parsing is selected according to an entry in a jump table.
The actual simulation code for the instruction is then executed.
Again, this code is selected by means of a jump table. The individual pieces of code used to simulate instructions are, for the most part, composed of macro calls.
The use of macros here allows flexibility and modularity in adding or modifying instruction simulation.
The instruction simulation code contains these basic elements:
incrementing the free-running simulated clock by the number of machine cycles required to execute the simulated instruction,
simulating the instruction, 4. checking for interrupt conditions caused by the execution of the instruction and setting the appropriate interrupt condition bit.
Once the above steps have been completed, the CPU simulator loops back for the next instruction.
The third unit is the I/0 simulator, of which the section that simulates data channel activity is the most complex. The configuration and current activity of all equipment is maintained in a tree whose depth is three levels: The root of the tree represents the HMS 5050 CPU; the nodes of the first level are the data channel tables, which branch to the equipment tables (the nodes of the second level).
These, in turn, lead to the unit tables, the leaves. The availability of a certain device or channel is determined by the information found on the tree. See Illustration i for a typically structured tree.
A two-way linked-list (the action list) is used to simulate asynchronous I/O activity. This list contains the simulated time at which a specified device, assigned to a specific channel/equipment/unit, is to continue its activity. For example, assume that a read is in progress on a card reader.
Since each card takes a certain amount of time to move through the card reader, the simulated time (the time at which the next card image is to be transferred from the card reader buffer to central memory) is placed on the action list, along with information linking that action list entry with the specific unit. The entry is linked in time-order so that the first entry on the action list contains the time the next I/O activity is to take place.
At the end of simulation of each CPU instruction, the current simulated time is checked against the top entry in the action list. When it is greater than or equal to the time of the next I/O activity, the required action, associated with the device driver on the channel/equipment/unit specified in the list, is simulated and control is returned to the CPU simulator.
Each device driver is composed of seven sections:
Function list and associated simulation code, 2.
Read simulation code, 3.
Write simulation code, 4.
Clear channel simulation code, 5.
Code to return the simulated channel/equipment/unit status, 6.
Connect equipment simulation code, 7.
Disconnect equipment simulation code.
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ILLUSTRATION i
Hypothetical Configuration of Channels~ Equipments and Units for the HMS 5050.
Channel Tables   Equipment  Tables   Unit  Tables   CPU   ( The function list and associated simulation code is used to identify and simulate functions transmitted to the device by the CPU. A line printer, for example, might have a function code to cause the paper to eject to the top of the next page.
The read and write simulation codes initialize information in the unit tables, such as reading up the next channel instruction, calculating the next action time, and creating a linked entry in the action list.
This simulation might consist, in the case of a printer, of accumulating a buffer of data and then transmitting it to the SCOPE operating system to be written on a file for later print disposition.
A printer, of course, would not have any actual read simulation code; the code provided for reading would simply simulate a channel reject.
As their functions are more immediate, the other four sections of simulation code in each device driver do not utilize the action table. They clear a connected channel/equipment/unlt, transmit the current status back to the CPU for any unit, connect an equipment/unit to a channel, and disconnect an equipment/unit from a channel, respectively.
In order to present a clearer picture of how these sections work together, we will follow an example through each of its I/O simulation steps. Assume that we are reading a set of cards from the card reader connected to channel 2 as equipment 3, unit O.
(See Table 2 a) The current status word of the unit is updated and returned.
a) Check to see if unit is connected; reject if not. b) Get a copy of the data channel instruction (channel control word) from central memory (CM). c) Enter the control word in the unit table. d) Calculate time when card image is to be transmitted to CM. e) Form action list entry. f) I/O activity on that unit subsides until the CPU simulator returns control, the time of the requested action having come to pass. g) Characters are read from a file simulating a card reader and transferred to a CM word specified by the control word copy; the copy is updated. h) Loop back to d) until the activity requested by the current control word has been processed. i) Read new control word; if end, select normal termination interrupt and end processing, else loop back to d).
Simulator Size and Operating Cost
The assembly language source deck for the HMS 5050 simulator contains 4000 cards which, after macro expansion, represent about 12,000 CDC 6500 machine language instructions.
The simulator uses about 12,800 memory locations of which 8,192 are for the HNS 5050 simulated memory.
Because the simulator checks for a number of possible interrupt and error conditions before it interpretively executes each HMS 5050 instruction, it executes an average of thirty CDC 6500 CPU instructions for each simulated HMS 5050 CPU instruction.
This 30:1 performance degradation, however, does not show up in the job cost. Because the HMS 5050 assembler is a stripped down version of the CDC 6500 assembler, HMS 5050 source programs require less assembly time than do equivalent CDC 6500 programs; for short running programs, assembly and I/O costs far outweigh execution costs.
Test programs, which do not execute input/output instructions or do interrupt processing, have been run on both the HMS 5050 simulator and the CDC 6500.
Job costs for these HNS 5050 programs average only about 20% more than for the CDC 6500 programs.
It is difficult to estimate the increased cost of running student monitors under the simulator, but regular CDC 6500 programs of similar size and complexity incur costs of no less than half those incurred by the monitors.
Classroom Use of the Simulator
The students are introduced to the HMS 5050 simulator by means of two documents:
The 
2.
The HMS 5050 User's Manual describes the interface between the host computer and the HMS 5050 simulator, the special features of the HMS 5050 assembler, the deadstart procedure for initiating execution of the HMS 5050, interrupt processing, and input/output processing (data channel programming).
Early in the term, the students are given a preliminary HMS 5050 programming assignment designed to familiarize them with the machine. This is a simple program to read and echo-print, alternately, a deck of data cards using the simulated HMS 5050 card reader and line printer on channel i.
(An HMS 5050 program that does this is shown in the Appendix.)
The monitor assignment, the largest programming assignment the students have encountered thus far in the computer science curriculum, is given to them in two parts at the end of the second week of the term.
Monitor 1.0 is a simple batch monitor to load and execute user jobs from a single job queue, one job at a time.
Although the Jobs prepared for Monitor 1.0 do not perform input or output, they cause a variety of interrupt conditions that the monitor must recognize and process.
Depending on the nature of the interrupt, it should either return control to the user job or terminate it, and then load the next.
Monitor 2.0, an extension of the 1.0, is supposed to manage three simulated job queues, each from a different data channel, in a multiprogramming environment.
This means that Monitor 2.0 must maintain three separate user jobs in CM simultaneously, assigning the CPU to each in turn whenever an interrupt occurs. These user jobs, require the monitor to limit their total processing time to a specified number of simulated machine cycles, and vigorously exercise the interrupt system.
Those students who complete Monitor 2.0 early enough are encouraged to extend their monitor to perform any or all of the following functions for a varying amount of extra credit:
multiprogramming with memory compaction, 2.
time slicing of the CPU among user jobs, 3.
servicing dynamic user requests for a change in CM, 4.
rollout, to disk, user jobs waiting for more CM, 5.
aging of user job priority and managing a priority scheme for CPU assignment, 6.
providing individual job logs appended to each user job's output, 7.
job swapping to disk, 8.
maintaining I/O queues on disk.
A brief discussion of student performance over this assignment set is given in the next section.
Summary
Systems programming students at MSU have found the HMS 5050 simulator to be a realistic computer system with programmable interrupts and data channels.
In 
